


P-Channel Enhancement-Mode MOSFET**Product Summary**

V_{DS} (V)	r_{D(on)} (Ω)	I_D (A)
-30	0.02 @ V_{GS} = -10 V	±8.0
	0.035 @ V_{GS} = -4.5 V	±6.0

**Absolute Maximum Ratings (T_A = 25°C Unless Otherwise Noted)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	-30	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current (T _J = 150°C) ^a	I _D	±8.0	A
		±6.4	
Pulsed Drain Current	I _{DM}	±50	A
Continuous Source Current (Diode Conduction) ^a	I _S	-2.1	
Maximum Power Dissipation ^a	P _D	2.5	W
		1.6	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient ^a	R _{thJA}	50	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.







Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1231.

Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ ^a	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-1.0			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}$		-1		μA
		$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 70^\circ\text{C}$		-5		
On-State Drain Current ^b	$I_{D(\text{on})}$	$V_{DS} \leq -5 \text{ V}, V_{GS} = -10 \text{ V}$	-20			A
		$V_{DS} \leq -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-10			
Drain-Source On-State Resistance ^b	$r_{DS(\text{on})}$	$V_{GS} = -10 \text{ V}, I_D = -8.0 \text{ A}$		0.014	0.02	Ω
		$V_{GS} = -4.5 \text{ V}, I_D = -5.0 \text{ A}$		0.026	0.035	
Forward Transconductance ^b	g_{fs}	$V_{DS} = -15 \text{ V}, I_D = -8.0 \text{ A}$		15		S
Diode Forward Voltage ^b	V_{SD}	$I_S = -2.1 \text{ A}, V_{GS} = 0 \text{ V}$		-0.77	-1.2	V
Dynamic^a						
Total Gate Charge	Q_g	$V_{DS} = -15 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -4.6 \text{ A}$		44	60	nC
Gate-Source Charge	Q_{gs}			9		
Gate-Drain Charge	Q_{gd}			8		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = -15 \text{ V}, R_L = 15 \Omega$ $I_D \approx -1 \text{ A}, V_{GEN} = -10 \text{ V}, R_G = 6 \Omega$		15	30	ns
Rise Time	t_r			10	20	
Turn-Off Delay Time	$t_{d(\text{off})}$			85	120	
Fall Time	t_f			45	80	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = -2.1 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$		60	100	

Notes:

- a. Guaranteed by design, not subject to production testing.
- b. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.

Typical Characteristics (25°C Unless Noted)

Typical Characteristics (25°C Unless Otherwise Noted)

